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ABSTRACT
Energy Consumption is a leading criterion to take into ac-
count in the design of multiprocessor systems on chip (MP-
SoC). In this paper, we present a solution to estimate the
energy consumption early in MPSoC design in order to find a
good performance/energy trade-off in the design flow. This
solution is based on the injection of consumption estimators
between the hardware components during the co-simulation
of a system at the CABA (Cycle Accurate Bit Accurate)
level. These estimators are designed using a design frame-
work and the corresponding SystemC code is automatically
generated thanks to a model driven approach. Our solution
offers an energy estimation framework without changing the
IP(Intellectual Property)source codes, using standalone es-
timation modules, which allows their reuse. The accuracy
of this approach is checked by integrating the consumption
estimation in the simulation of significant applications.
1. INTRODUCTION
The next generation of MPSoC are expected to accommo-
date multiple processors on the same chip, which increases
the performance but increases at the same time the power
consumption. As technology is moving quickly into the
nano-meter domain, the energy dissipated by MPSoC is
more and more significant. So, it becomes harder to guaran-
tee sufficient battery life time. Thus, balancing performance
and power becomes a major design challenge. Therefore, the
ITRS roadmap lists power reduction as the second most im-
portant design challenge[3].
To crack the power problem while maintaining accept-
able productivity requires power methodologies that support
IP reuse and abstraction. They have also to be automati-
cally integrated in simulation models. It is interesting also
for power methodologies to be non-intrusive in the original
system’s simulation code. In fact, without this last con-
straint, it is hard to imagine using multi provider IP libraries
that are absolutely necessary in modern systems design.
The objective of this work is to provide designers by
a complete and systematic performance and power estima-
tion methodology for MPSoC design. This methodology has
three major characteristics:
• Automatic: to reach time-to-market constraints, the
power consumption estimation methodology has to be
automatic, fast and not tedious for users,
• Allowing reuse and not intrusive: the solution must
support heterogeneous and multi providers IP reuse.
It is also necessary to keep the original system’s code
”clean”, so to be non-intrusive. This is particularly
important because, generally, designers do not have
source code of IPs provided by foreign companies.
• Easy integration in a complete design flow: to be effi-
cient, a power consumption methodology must be eas-
ily used in complete and automatic design flows.
This paper is organized as follows: in the next section, we
explain and classify the main approaches of the literature.
Details of the proposed methodology are given in section 3.
In section 4 a significant case study is presented and the
simulation results are analyzed. Section 5 concludes this
article and gives some of the perspectives of this work.
2. RELATED WORK
Although the accuracy of consumption estimation tools at
low levels [4], the simulation requires a high amount of time.
This limits represent an obstacle to apply this approach to
complex systems. With the increasing complexity of de-
signs, these estimation approaches become inadequate as
they produce estimation results late in the design flow. More
abstract estimation techniques are required to enable early
design decisions. To achieve this goal, several studies have
proposed evaluating power consumption at higher abstrac-
tion levels such as the CABA level, on which this work is
based. At this level, the behavior of components is simu-
lated cycle by cycle using an architectural level simulator.
An analytic power model is used to estimate consumption
for each platform component. The power model of a com-
ponent is based on the power costs of pertinent activities
and the occurrences of these activities during the simula-
tion. The consumption of the main internal units is esti-
mated using power macro-models, produced during lower-
level simulations. The power model is integrated into the
simulator. During the simulation, the consumption is calcu-
lated in every cycle, which permits accurate estimates. The
contributions of the internal unit activities are calculated
and added together during the simulation. Among tools
described with this approach, we find SimplePower[12] and
MPARM[5]. The main drawback of such tools is that they
use intrusive approaches. A solution for this problem is to
use standalone estimators connected between components.
Among tools using this approach, we cite UNISIM[6], which
is a simulation framework that offers cycle accurate energy
estimation. The estimation is based on shadow modules.
A shadow module is connected to the module that is being
monitored. Whenever an operation is correctly executed by
the monitored module, the shadow module is notified. This
approach has many similar points with ours: both use sepa-
rate modules in order to estimate power consumption, both
use the inputs of the monitored modules for power estima-
tion and both are adaptable for many hardware configura-
tions. The disadvantage of shadow approach is that it uses
a specific communication protocol between hardware com-
ponents and between these components and the estimation
modules. Besides, in the UNISIM framework, the monitored
modules need to notify the estimation modules whenever
an operation has been performed. This means that the IP
source codes have to be changed in order to support this
functionality.
An interesting approach to reduce the design time of
MPSoC is the Model Driven Engineering approach. MDE
revolves around three focal concepts. Models, Metamodels
and Model Transformations. The MDE development pro-
cess starts from a high abstraction level and finishes at a
targeted model, by flowing through intermediate levels of
abstraction via Model Transformations (MTs) [9]; by which
concrete results such as an executable model (or code) can
be produced. MTs carry out refinements moving from high
abstraction levels to low levels models and help to keep the
different models synchronized. At each intermediate level,
implementation details are added to the MTs. A MT is a
compilation process that transforms a source model into a
target model and allows to move from an abstract model to
a more detailed model. Usually, the initial high level models
contain only domain specific concepts, while technological
concepts are introduced seamlessly in the intermediate lev-
els. The source and target models each conform to their
respective metamodels thus respecting exogenous transfor-
mations [7]. A model transformation is based on a set of
rules (either declarative or imperative) that help to identify
concepts in a source metamodel in order to create enriched
concepts in the target metamodel.
The solution proposed in this paper makes a trade-off
between the speed of simulation using a high level of abstrac-
tion and an acceptable accuracy compared with lower levels.
Besides, it is non-intrusive, which is interesting especially if
the source code of the IPs is not accessible. Furthermore,
the consumption estimators are automatically generated us-
ing a Model Driven Engineering approach, which permits a
gain in the design time.
3. CONSUMPTION ESTIMATION AT THE
CABA LEVEL
3.1 The Non-Intrusive Approach
As we said in the related work section, at the CABA level,
the total energy consumption of a system is obtained by
adding the consumptions of system components together.
To provide accurate estimation, two kinds of consumption
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Figure 1: Consumption Estimators
are considered: dynamic consumption related to compo-
nent activity (e.g. read/write operations), and static con-
sumption related to leakage currents. For a long time, dy-
namic power consumption has been considered more signif-
icant then static consumption. However,this point of view
changed with the advent of new sub-micron technologies, for
which both types of consumption have their degree of impor-
tance. The energy consumption of a hardware component
follows this equation:
E =
X
i
Ni ∗ Ci
where Ni is the number of times the activity i is realized or
the number of cycles the component is inactive, and Ci is
the cost of a unit of the activity i or of a cycle of inactiv-
ity. In a previous work [1], we developed energy models for
the main components of the SoCLib library: the processor,
the cache memory, the shared SRAM memory and the inter-
connection network. We determined each component perti-
nent activities and we measured their unit costs using low
level tools. To determine the occurrences of each activity, a
counter was inserted in the source code of the components
for each activity kind. Each counter is incremented during
the simulation if the corresponding activity occurs during
the current cycle. This approach gives the consumption of
the whole architecture in every cycle. The values of the ac-
tivity counters are transmitted to the energy consumption
models integrated into the SoCLib simulator, to accumulate
the energy dissipation of the architecture. The consumption
simulator contains an energy model for each hardware com-
ponent, which depends on its technology parameters.
This approach gives fast accurate results but has the
inconvenience to modify the source code of IPs, which is sup-
posed to be maintained clean. Besides, generally, designers
do not have this code if the IPs are provided by foreign
companies. So, how can we determine the occurrences of
the activities without being intrusive? The solution is to
detect these activities through the signals that the compo-
nents exchange. For this reason, we connect a number of
consumption estimation modules between the components
in order to determine their activities from the requests and
responses that they exchange. Figure 1 shows that to deter-
mine the consumption of two linked components, we need a
consumption estimator for each one. We don’t use only one
estimator to estimate the consumption of both components
because separating estimators allows their reuse with differ-
ent architectures.
The components of SoCLib library have VCI[11] in-
terfaces besides a specific protocol for the communication
between processors and caches. We chose the OCP[8] proto-
col for the interfaces of our estimators. This protocol allows
Figure 2: Example of simulated architectures with
consumption estimators
any type of communication and so it can be used for esti-
mators connected between processors and caches as well as
between the other VCI components. This solution permits
the use of a single standard protocol allowing the integra-
tion of the estimators in different architectures. Therefore,
we used wrappers to make the evaluated components com-
pliant with the OCP protocol so we can connect estimators
to them.
3.2 Consumption estimators for SoCLib
In this study, we developed consumption estimators for cer-
tain SoCLib components: the MIPSR3000, the cache mem-
ory, the SRAM shared memory and the interconnect. Fig-
ure 2 shows an example of a SoCLib architecture with inte-
grated consumption estimators. The description of an esti-
mator at the CABA level is based on a power state machine.
The power state machine contains relevant power states of
a component and transitions between them. A power state
is related to an activity of the component or corresponds
to a static consumption. The transitions are conditioned
by the values of the signals that the monitored component
exchange with others. Depending on these signals, it is pos-
sible to determine the current activity of a component. At
every cycle, there is a transition in the power state machine.
In each transition, there is an energy consumption related to
the target state and so the corresponding occurrence counter
is incremented.
For an SRAM memory, three main activities consume
energy: Read, Write and Idle. These activities correspond
to the read access mode, the write access mode and the
waiting state. This approach is similar to the approach pro-
posed by Loghi et al[5]. Thus, the SRAM Estimator’s FSM
is composed of three states: Read, write and Idle as shows
Figure 3. Connected between the SRAM and the intercon-
nect, the SRAM estimator intercepts the requests that the
SRAM receives and the responses that it sends. If the SRAM
estimator receives a response from the SRAM correspond-
ing to a read request, there will be a transition to the Read
state. If the SRAM doesn’t send any response, that means
that it’s inactive, which corresponds to the Idle state in the
FSM. So, the SRAM total energy follows this equation:
ESRAM = nread.Eread + nwrite.Ewrite + nidle.Eidle
Read Hit Read Miss
Idle
a
a ab
b
c
a: if the estimator doesn't receive any response from the SRAM
b: if the estimator receives a response from the SRAM related to a read request
c: if the estimator receives a response from the SRAM related to a write request 
b c
c
Figure 3: The SRAM Estimator’s FSM
where nread, nwrite and nidle are respectively the number of
occurrences of a read access, a write access and a cycle of
inactivity of the SRAM. These occurrences are given by the
counters associated to each state in the FSM. Eread, Ewrite
and Eidle are respectively the costs of a read access, a write
access and a cycle of inactivity. These costs depend on the
number of words and the number of bits per word in the
SRAM and were determined using the ELDO simulator[1].
Figure 4 shows the FSM of an estimator of a MIPSR3000
processor. The FSM of this estimator has two states: a state
of activity where the MIPS executes an instruction and a
state of inactivity where it waits for cache responses or does
nothing. This estimator is connected between the proces-
sor and the cache. The detection of the MIPS activities is
based on the responses that it receives from the instruction
and data caches. If the MIPS estimator receives a cache
miss it deduces that the MIPS will be inactive because of
this miss, so it increments the idle counter. This counter is
incremented also when the MIPS estimator doesn’t receive
any response from the caches, in this case the processor is
not executing any instruction. If the MIPS estimator re-
ceives a valid response from the cache, and both cache miss
signals are set to false, it deduces that the MIPS is executing
an instruction and increments the running counter.
The processor’s energy consumption in the active state
depends on the instruction to be executed. The set of all
the instructions energies will constitute the processor energy
model, and the cost of each instruction can be determined
from low level measurements. This approach has been used
by several other authors [5] [10]. For instance Sinha [10]
demonstrated that for the StrongARM SA-1100 processor,
the maximum current variation between instructions during
the execution of a program is only 8%. The Hitachi HS-4
processor behaves in the same way [10]. Consequently, for
a processor with a relatively simple architecture, like the
MIPS R3000, a consumption model that considers only the
average current per instruction is sufficient. Thus, we can
consider an average running energy cost. So, the energy
consumed by the MIPS follows this equation:
EMIPS = nrunning.Erunning + nidle.Eidle
To estimate the energy consumption of more complex
processors, we have to take into account the consumption of
a: if the mips estimator receives a response from the data or the instruction cacheand there is no cache miss in bo th caches
b: if the mips estimator receives a cache miss signal or there is no response fromboth caches
IdleRunning
a
a
b
b
Figure 4: The MIPS Estimator’s FSM
each instruction. The power state machines were also used
to represent the consumption of the instruction and data
cache, and the interconnect.
3.3 The MDE Approach
Our work aims to provide MPSoC designers with an envi-
ronment that allows them to generate automatically con-
sumption estimators from estimator models. To modify an
estimator, they are not obliged to write long code lines, they
only need to enter a few modifications in the estimator model
and relaunch the generation process to obtain the desired re-
sult. Thus, Model Driven Engineering is a solution to make
power consumption estimation a fast and not tedious work
for users in order to respect the time-to-market constraints.
The integration of the consumption estimation in the de-
sign flow of the Gaspard framework[2], which is based on
MDE too, allows thus fast architectures exploration. To im-
plement this integration, we used the same MDE tools as
Gaspard, namely Papyrus for graphical modeling, QVTO
for model transformations and JET for code generation.
To facilitate the modeling of the estimators for the
users, we have designed a UML profile so they can have
a graphical view of the estimator structure, FSM and de-
ployment. Here we proposed a new profile because there
are notions that we need and that we don’t find in standard
UML profiles such as MARTE that Gaspard uses to model
MPSoC. In fact, what we need here is to model the internal
structure of a component (the estimator) to be generated
later, while MARTE permits to model architectures com-
posed of components that already exist. Among the notions
that we don’t find in MARTE is the State Machine that is
a main concept in our modelling.
The model elaborated using the proposed profile must
be transformed to a target model compliant to the consump-
tion estimation metamodel. The code of the estimators
is then generated using the target model. Figure 5 shows
the consumption estimation metamodel. It is based on an
”EstimationModel” that may contain one or several ”Con-
sumptionEstimators” , which allows to have more than one
estimator in the same model. A ”ConsumptionEstimator”
has ”Interfaces” which may be OCP interfaces or any other
type of interfaces. Provided that the ”ConsumptionEstima-
tor”will be connected between hardware components, it has
to transmit signals between them. This work is done by
transmitting signals between each two associated interfaces,
this information is given by the association ”isAssociatedTo”.
The interfaces have ”InterfaceTypes” such as an OCP mas-
ter or an OCP slave. To each ”InterfaceType” are associ-
ated input and output ports. To take into account the con-
figuration of the monitored component, the estimator uses
some ”Parameters” (”configurationParameters”) which may
also serve in the energy consumption estimation (”consump-
tionParameters”) such as the numbers of words and lines in
the cache. In certain cases, the estimator has to save some
data in variables in order to use them as a condition for
next transitions. For example, the cache estimator needs
to know if there was a cache miss previously, that’s the use
of the association ”otherParameters”. Saving the values of
these parameters is an ”activity” which accompanies a tran-
sition or is a ”doActivity” of a state in the estimator FSM.
A ”Parameter” has a ”DataType” and a ”multiplicity” in or-
der to indicate if it’s an array. The size of the array is also
a ”Parameter” of the ”ConsumptionEstimator”. The path
to the ”InterfaceType” source code is given by the ”Code-
File” metaclass. The FSM of the estimator is inspired from
the state machine of the UML metamodel. An estimator
has a ”StateMachine” which contains ”States” and ”Transi-
tions” between ”States”. A ”State”may have a ”doActivity”.
A ”Transition” may have a ”condition” and an ”effect”. An
”Activity” manipulates several ”EstimatorElements”. The
source code path of an activity is given by the ”CodeFile”
metaclass . That supposes that all the activities of an esti-
mator are saved in the same file with the function that cal-
culates the consumption of the monitored component and
whose name is given by the property ”estimationFunction-
Name” of the ”ConsumptionEstimator” metaclass.
Thanks to the profile, the MPSoC designer can elab-
orate easily the estimator models. Figure 6 shows the state
machine diagram corresponding to the instruction cache es-
timator’s FSM. Here, we have omitted to display the guards
and effects of transactions on the connectors because they
are long expressions and would make the figure illegible.
This information can be viewed in the properties view when
clicking on the connectors. Figure 6 shows the guard and
effect of a transition between the IDLE state and the Read
Miss state(RUPDT), which corresponds to the update of the
cache content after a read miss.
After the Model To Model transformation. The tar-
get model is transformed into a SystemC code. With this
process, we have generated estimators with 200 to 300 code
lines compared with 10 to 120 lines inserted into IPs with
the intrusive approach. This difference is because of the
code necessary to manage the FSM of the estimator and
especially the conditions of the transitions. Here, MDE ap-
proach saves us a long coding time.
4. SIMULATION RESULTS
Gaspard is an environment that permits to model a whole
MPSoC architecture using UML and then generate the sim-
ulation code in various abstraction level languages such as
VHDL and SystemC TLM[2]. For the moment, the code
generation of a whole architecture at the CABA level is not
supported yet but it is not very different from the code gen-
eration at the TLM level. The integration of the consump-
tion estimators in the architecture in a UML model either
in CABA or TLM levels can be done by indicating that a
component will be monitored by an estimator in the deploy-
ment diagram. For Example, the deployment diagram can
Figure 5: Consumption Estimation Metamodel
indicate that the RAM memory that is used is OCP com-
pliant, and that its estimator is connected to its OCP slave
interface. So, at the generation of the code for the simula-
tion, there will be an insertion of an estimator between the
memory and the other component of the MPSoC to which
the memory is normally connected. That is what we will im-
plement in future works. For now, to validate our approach
we have to use it in an architecture described at the CABA
level. Provided that the connections between the compo-
nents and the estimators cannot be done yet at the CABA
level using Model Driven Engineering, we used instead some
script shells that generate different architectures giving as
parameters the number of processors, the cache size, etc.
So, the previously developed energy models were integrated
into the SoCLib architectural simulator in order to profit
from a fast architectural exploration environment for MP-
SoC design. To validate our approach, we used a Visiophony
application for the UMTS network. For this application, we
chose a minimal resolution using the QCIF format (144*176
pixels). The coding standard chosen was the H.263, adapted
for Visiophony and Videoconference applications. For this
paper, we evaluated only the DCT task to validate our ap-
proach. Figure 2 shows an example of the architectures
used in the simulations. The hardware components used in
these architectures are MIPSR3000 processors, 16KB SRAM
memories and micro-networks. The used caches contain ac-
tually two independent instruction and data caches, sharing
the same interface. They are direct mapped caches. The
data cache’s writing policy is write-through. To prove the
accuracy of our approach, we have to compare its consump-
tion results with those of the intrusive approach followed in
our previous work [1]. Therefore, we executed the DCT task
on different architectures varying the number of processors
and the cache size, and we did the same simulations using
the previous and the new approaches for consumption esti-
mation.
The results of the simulations showed that the non-
intrusive approach gave estimation values which are very
close from those of the intrusive one(the consumption re-
sults of the previous approach can be found in[1]) with a
difference that does not exceed 0.3% as shows Figure 7. The
difference between the results given by the two approaches
shows that there are some internal details that we cannot
detect only through the interfaces. In fact, in this case, the
difference is due to the fact that the consumption of the re-
quest FIFO queue of the cache is not considered in the new
approach but in the previous one. This consumption corre-
sponds to the consumption of a memory which is the FIFO
here. As we have seen, to determine the consumption of a
memory, we have to determine the number of the accesses
to that memory and its size. The number of the requests
written into the FIFO can be given by the read misses, the
uncacheable reads and the write counters of the cache esti-
mator, but the information that we don’t have here is the
maximum size of the FIFO. This can be only known by ac-
cessing the source code of the cache IP, which is against the
principles of the non-intrusive approach. However, provided
that the consumption of the FIFO is very small, it can be
neglected, and we can say that using standalone estimation
modules permitted to get accurate results because it took
into account the main pertinent and the most consuming
activities of the monitored hardware components.
Figure 6: MIPS Estimator’s FSM model
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Figure 7: Variation in energy consumption estima-
tion error in terms of cache size and number of pro-
cessors
5. CONCLUSION
In this study, we enhanced our previous work in energy esti-
mation, which used an approach that is intrusive in IP code
sources in order to detect the activities of a hardware compo-
nent and determine their consumption costs. In this paper,
we have presented a non-intrusive approach using standalone
estimators for energy consumption. These modules can be
connected between hardware components in order to esti-
mate their consumption. The implementation and the test
of this approach followed these steps: designing consumption
estimators at the CABA level using the Gaspard framework,
generating automatically these estimators thanks to MDE
tools, and integrating them in the SoCLib simulator to vali-
date their estimation results. The components studied here
are simple and their activities are fully detectable through
the signals that they exchange. We plan to adapt the same
approach for more complex architectures in order to obtain
an acceptable accuracy and to validate our approach with
different applications. Besides, we intent to apply the same
approach for higher abstraction levels such as TLM.
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